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Abstract—The recent trend toward increasingly deep convo-
lutional neural networks (CNNs) leads to a higher demand of
computational power and memory storage. Consequently, the
deployment of CNNs in hardware has become more challenging.
In this paper, we propose an Intra-Kernel Regular (IKR) pruning
scheme to reduce the size and computational complexity of the
CNNs by removing redundant weights at a fine-grained level. Un-
like other pruning methods such as Fine-Grained pruning, IKR
pruning maintains regular kernel structures that are exploitable
in a hardware accelerator. Experimental results demonstrate up
to 10× parameter reduction and 7× computational reduction
at a cost of less than 1% degradation in accuracy versus the
un-pruned case.
I. INTRODUCTION
A Convolutional neural network (CNN) is a soft computing
architecture that excels in prediction and pattern recognition.
While neural networks have been studied for a wide range of
applications [1] [2], a large focus of CNN research targets 2-D
image detection and recognition [3] [4]. Recent CNN advances
have popularized deeper network designs, with increasingly
more layers and consequently larger models. Current state of
the art designs comprise of millions of individual weights and
require billions of computational operations for a single run.
AlexNet, for example, requires over 200MB of memory for
weight storage and 700Million FLOPs for inference [3].
Currently GPUs are popularly chosen to run neural net-
works due to their high computational capacity [5]. Although
powerful, GPUs suffer from high power consumption and a
bulky footprint, making them unsuitable for energy-critical
mobile CNN designs. Alternatively, custom hardware designs
are compact and can achieve high power efficiency, offering a
promising solution for these portable applications. Because of
this, there is research interest in implementing CNNs in VLSI
[6] or using FPGAs [7] [8] [9]. Existing hardware designs
have demonstrated that while arithmetic operations can be
executed with low energy consumption, memory access can
pose a significant bottleneck in terms of energy efficiency. This
is because modern CNN models are often too large to be fit
into on-chip memory and must be stored instead on DRAM. It
is shown in [10] that for a 45nm CMOS process, a single 32-
bit DRAM access can consume 100 times more energy than a
single 32-bit SRAM access and 2000 times more energy than
a single 32-bit floating point multiply.
Reducing the memory and computational requirements for
running neural networks is an active area of research. Weight
quantization [11] is commonly employed to reduce the resolu-
tion of weight parameters down to fixed-point or integer levels.
Corresponding hardware designs benefit from lower memory
requirement and simpler computational hardware. Stochastic
Computation [12] and Network Binarization [13] are other
promising techniques that significantly lower the hardware and
energy cost for arithmetic operations.
Other researchers have explored removing model parameters
to reduce network size. Sparsity regularization [14] is used
during training to incentivize certain weights towards being
zero valued; since zero-valued weights contribute nothing
to the output, they can be effectively ignored. Similarly,
connection pruning [15] can be applied on a conventionally
trained network to remove unimportant weights. For both
techniques, the resulting network is denoted as sparse since
kept weights are scattered throughout the network model.
Previous researchers employed fine-grained pruning [16] to
remove individual weights, achieving a theoretical 9 times
memory and 3 times computational reduction on AlexNet
without loss in accuracy. While fine-grained pruning is proven
to reduce network size, the irregular weight distribution of the
resulting sparse model makes it difficult to attain practical
savings. [10] tackles this by representing sparse network
models in Compressed Sparse Row (CSR) format, where
only non-zero weight values and their respective locations
are stored, allowing for dense storage of highly irregular
structures. Utilizing fine-grained pruning along with weight
quantization, weight sharing and Huffman Encoding, [17] was
able to store large CNN models solely on SRAM. Coarse-
grained pruning [18] was proposed as an alternative pruning
method, where entire vectors, kernels [19] or filters [20] are
removed. Although pruning at coarser granularities generates
more structured models with better data locality, it is more
destructive and does not achieve the same performance as fine-
grained pruning [18]. [21] presented the concept of intra-kernel
strided structured sparsity, which prunes in accordance to
rigid structural constraints. While this idea leads to promising
hardware design, the imposed restrictions are harsh and lower
achievable sparsity. [22] explored activation pruning using ran-
dom masks generated from Linear Shift Feedback Registers.
While this method is appealing due to the low hardware cost
overhead, the network accuracy degradation from pruning is
potentially high since all activations are equally susceptible to
removal regardless of their importance.
The objective of this research is to reduce memory and
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computational cost for CNN inference by proposing an Intra-
Kernel Regular (IKR) pruning scheme that uses generated
pruning patterns to preserve important weights while eliminat-
ing insignificant weights at the intra-kernel level. Our approach
reaps the benefits from fine-grained pruning while maintain-
ing predictable kernel patterns that can be exploited using
specialized hardware. Moreover, the resulting sparse kernels
can be stored very compactly in compressed sparse pattern
(CSP) format, a representation that exclusively keeps non-zero
weights and the corresponding mask index. The generation
and selection of pruning patterns are also contributions of this
paper.
This paper is divided into five Sections. In Section II,
the IKR pruning scheme is described in detail along with
background information on the CNN operation. Section III
reviews the hardware architecture for inference on IKR sparse
networks. The simulation environment is described and results
are reported in Section IV. Finally, Section V provides con-
cluding remarks and discussion of future research direction.
II. INTRA-KERNEL REGULAR PRUNING
IKR pruning structurally eliminates weights at an intra-
kernel level while retaining original accuracy. The proposed
scheme supports pruning in the convolutional and Fully Con-
nected (FC) layers; however, for the sake of simplicity we
clarify the methodology in terms of the convolutional layer
only. Prior to pruning, a neural network is conventionally
trained and is set as the baseline. The trained network model
is extracted and kernels with similar locality are grouped into
sets. We define a network with m layers, such that the set
of layers is L = {l1, l2, . . . , lm}. The `-th layer, l`, has N `sets
sets of kernels such that l` = {S`1, S`2, . . . , S`N`sets}. Each set of
kernels S`i , where i = 1, 2, . . . , N , includes N
`
ker kernels such
that S`i = {W1,W2, . . . ,WN`ker}. The j-th kernel belonging
to S`i is denoted as W
`
i,j .
Pruning patterns indicate the locations at which parameters
should be kept or eliminated. When pruning at fine-granularity,
these patterns are applied at the kernel level, specifying the
individual weights that should be removed. The resulting
kernel structure is described as irregular since the locations
of kept weights are random. Similarly, IKR pruning operates
at a fine-grained level; however, we challenge irregularity by
memorizing the specific pruning pattern applied to each kernel,
allowing us to recall the exact location of kept weights. To
reduce storage costs, we impose a restriction on the number
of possible pruning patterns. Specifically, for each S`i , we have
N `pat possible pruning patterns, C
`
i = {p1, p2, . . . , pN`pat}.
A pattern belonging to C`i is denoted as pi,k, where k =
1, 2, . . . , N `pat.
The objective of pruning is to maximally reduce the number
of parameters in the network model while suffering minimal
network damage; therefore, it is vital for pruning patterns to
retain important weights. We gauge the suitability of a pattern
pi,k to a kernel Wi,j using the quality metric, Q(pi,k,Wi,j),
Fig. 1: Schematic depiction of IKR scheme
Fig. 2: Sensitivity to pruning of Convolutional and FC layers from
CNNsmall
and use the highest quality pattern-kernel pair during pruning.
This process is explained in more details in Section II-B.
The resulting sparse model is retrained to regain the baseline
accuracy. Fig. 1 illustrates the mechanism for the IKR pruning.
Pruning in the FC layer follows the same methodology that
is formerly outlined. The preface for IKR pruning involves
grouping kernels into sets. Although connections in the FC
layer are instead represented by a matrix of individual weights,
kernels can be artificially created. For example, by grouping
16 parameters, a 4 × 4 kernel is formed. The IKR pruning
follows naturally thereafter.
A. CNN Computation
In a typical CNN, the most computationally intensive op-
erations reside in the convolutional and the FC layer. The
convolutional layer receives nin input feature maps and pro-
duces nout output feature maps. Connections between input
and output are represented by nout filters, each of which has
nin kernels of dimensions K × K. The convolutional layer
performs convolutions between input feature maps and kernels
to generate output feature maps, as shown in (1), where fouti
denotes the i-th output feature map and f inj denotes the j-
th input feature map. It is observed that convolutional layers
occupy a majority of the required computations in a CNN.
fouti =
nin∑
j
f inj ∗Wi,j + bi (1)
Fig. 3: The affect of N2pat on the accuracy of CNNsmall at various
sparsity
The FC layer has all to all connections between the input
and the output feature maps, which can be represented as
a vector-matrix multiplication between the input and the
weights. This operation is summed up in (2). Although less
computationally demanding than the convolutional layer, the
FC layer contains the most weights and thus requires high
memory bandwidth for operation.
fout =W · f in + b (2)
B. Mask Pattern Generation
Pruning severs connections within the CNN, reducing the
number of learnable parameters and damaging its ability to
correctly perform classification. A crucial step during pruning
involves determining which parameters can be removed with
least affect on network performance. Previous research [16]
[20] assigns the importance of a weight to its magnitude.
Consequently, pruning patterns that retain a high absolute
summation are characterized as having high quality. Alter-
natively, [14] [19] assess pruning patterns by first applying
the pattern and then evaluating the drop in misclassification
rate (MCR) on the validation set. Patterns resulting in the
smallest MCR drop are considered to be least damaging.
Since both methodologies produce comparable performance,
the magnitude-based approach is adopted in this paper as it is
simpler.
Each pruning pattern is represented by a mask of the same
shape as the kernels it is targeting. Elements within the mask
are either zero-valued or one-valued, with zero representing
a prune and one representing a keep. A mask is applied to
a kernel via elementwise matrix multiplication, producing a
masked kernel. The suitability of a pruning pattern pi,k to a
kernel wi,j is determined by the quality metric Q(pi,k, wi,j),
which is expressed in (3). The highest quality pattern for the
kernel Wi,j is found by an exhaustive search through C`i , as
illustrated in Fig. 4. During pruning, the pattern is permanently
applied by overwritting the original kernel with the masked
kernel. In consideration of the hardware, equal pruning is
enforced, where each pruning pattern in layer l` keeps the
same number of weights N `keep.
Fig. 4: Selecting a pruning pattern based on quality
Q(pi,k,Wi,j) =
∑
|pi,k Wi,j | (3)
Pruning pattern collections are populated through a can-
didate selection process. Ten promising pruning patterns are
generated for each kernel in S`i , each of which retains a
different permutation of top valuable weights. These patterns
are potential candidates for inclusion into C`i . It should be
noted that although a pattern may be suitable for a particular
kernel Wi,j , it may not suit other kernels in S`i . Since the
population of C`i is limited to only N
`
pat, candidates with
the best representation of S`i should be chosen. From the
entire set of promising pruning patterns generated from S`i ,
N `pat candidates with the highest overall quality are selected
to populate C`i .
C. Layer Sensitivity
Pruning on each layer of the CNN has a different impact on
the network performance. Certain layers are tolerant to weight
removal and can achieve high sparsity without significant loss
in accuracy, while others are more sensitive. Following the
approach in [20], we investigate the sensitivity of each layer
to pruning. Starting with an original dense model, each layer
is isolated and pruned with incrementally higher degree of
sparsity, and validation accuracy is recorded at every step.
Based on observed sensitivity, we empirically choose how
aggressively each layer is pruned by choosing the number
N `keep. For example, sensitive layers are chosen to have a
larger N `keep. Fig. 2 shows the network accuracy as each layer
is individually pruned for CNNsmall (i.e., the CNNsmall
is a VGG16 inspired CNN containing 6 convoutional and 2
FC layers operating on the CIFAR-10 dataset, adopted from
[19]). It is observed that accuracy suffers the most when
pruning the first two stages. To explore the impact of Npat on
network accuracy, simulation is conducted using the second
convolutional layer of CNNsmall as a reference. With the
other layers untouched, MCR is measured for various values
of N2pat at various sparsity. It can be observed from Fig. 3
(a) Varying set coverage. (b) Varying Npat for 8-bit, 16-bit and 32-bit
word lengths.
(c) Varying Nkeep.
Fig. 5: ALM utilization for the pattern selector module, with respect to an increasing demand for (a) set coverage, (b) pattern coverage and
(c) number of kept weights.
TABLE I: Architecture of LeNet-5 and CNNsmall
Network Architecture DataSet Baseline MCR %
LeNet-5 1x20C5-MP2-1x50C5-MP2-500FC-10Softmax MNIST 0.6
CNNsmall 2x128C3-MP2-2x128C3-MP2-2x256C3-256FC-10Softmax CIFAR-10 14.3
that increasing N2pat beyond the value of 8 gives diminishing
returns.
D. Storing Sparse Matrices
To obtain practical savings, the resulting sparse matrices
must be stored in a dense format. [10] stores the sparse
matrices using Compressed Sparse Row (CSR) notation, a
representation that only keeps non-zero weights and their
respective indices. We propose a similar format called Com-
pressed Sparse Pattern (CSP) to store IKR sprase kernels.
Leveraging the fact that 1) kernels within the same layer keep
the same number of weights after pruning, 2) pruning patterns
determine the locations of kept weights within each kernel and
3) only N `pat pruning patterns are accessible for each kernel
within S`i , CSP exclusively keeps non-zero weights and the
corresponding mask pattern index. The number of bits required
to represent the pattern index is equal to log2N
`
pat.
III. SPARSE COMPUTATION IN HARDWARE
It is difficult to exploit irregular intra-kernel sparsity in
hardware since the locations and the number of non-zero
weights vary between kernels. As previously mentioned, [10]
challenged irregular sparsity by storing non-zero weights in
CSR format, transforming irregular structures into regular
representations. We propose an alternative approach, where
we prune with regularity in mind. IKR pruning restricts the
variability in the composition of kernels because the number
of pruning patterns is limited. Futhermore, by storing kernels
in CSP format, exact composition of every kernel is known.
It is expected that IKR sprase networks can be implemented
efficiently using specialized hardware resembling designs that
exist in the literature.
Fig. 6: Block diagram of the SPE architecture
A. Sparse Processing Engine
In CNN accelerators, the Processing Engine (PE) is a core
building block. Past research commonly adopted a PE design
consisting of multipliers and an adder tree [7]. The purpose
of the PE is to perform inner product operations between
a sliding input window and a kernel matrix. It is common
practice to tile PEs for parallel computation and to increase
throughput; however, the extent of tiling may be restricted due
to hardware resource limitations. Qualitatively, we propose
a Sparse Processing Engine (SPE) design for IKR sparse
networks to achieve the same functionality as conventional
PEs but at a potentially lower resource cost.
Fig. 6 shows an overview of the SPE architecture. SPE is
a modification on the conventional PE structure, containing a
small conventional PE and a pattern selector block. Unlike the
TABLE II: Parameters used during IKR pruning on LeNet-5.
Layer Kernel Size Nsets Npat Nkeep
C1(1× 20) 5×5 2 8 6
C2(20× 50) 5×5 10 8 3
FC(800× 500) 5×5 10 16 2
FC(500× 10) 5×5 5 16 2
conventional PE, SPE operates on IKR sparse matrices, where
each individual SPE block is designed to operate uniquely
on one set of kernels. Computation on pruned elements
are redundant, so the SPE computes the inner product only
between non-zero kernel weights and the corresponding input
data. Since each SPE operating on S`i requires only N
`
keep
multipliers and an adder tree of depth log2N
`
keep, the reduction
in arithmetic units is proportional to network sparsity. The
pattern selector is a collection of multiplexors that chooses
input data based on the selected pruning pattern. Hence,
the inherent trade-off of using SPE is less cost in terms of
arithmetic units for an extra overhead in logic. We argue that
this compromise can be justified in FPGA designs as on-chip
DSP units are scarce while logic fabric is plentiful.
While the SPE is proposed to operate solely on one set of
kernels, it can be modified to cover multiple sets by adding
extra logic to the pattern selector. This alternate design is
advantageous if the number of unutilized LUTs is high while
DSP count is low. By generalizing each SPE over a larger set
of kernels, less SPEs are required for each layer. In essence,
the trade-off is less DSP utilization for an increased cost
of logic. Fig. 5a summarizes the Adaptive Logic Module
(ALM) utilization of pattern selector designs with respect to
the increasing coverage. The design is compiled for Cyclone
V GX (5CGXFC9E7F35C8) using the Altera Quartus Prime
software. It is observed that the ALM utilization scales pro-
portionally with set coverage.
Having a large population of SPEs corresponds to high
parallelism; however, if too many SPEs are specified, the
hardware implementation may not be feasible. For layer l`,
N `sets SPEs are required. Since the cost of each SPE is
influenced by N `keep, N
`
pat and the targeted kernel size, a
design space exploration must be conducted to find the optimal
settings in relation to a particular platform and network. Fig.
5b depicts how ALM utilization is affected by Npat and word
length; it is observed that the ALM cost is low if Npat and
word length are kept low. Fig. 5c shows how ALM utilization
changes corresponding to Nkeep.
B. Other Optimizations
The freedom granted by IKR pruning enables further hard-
ware optimizations. By choosing Nkeep to be a power of
two, we can achieve a balanced adder tree structure, an idea
previously explored in [23]. If the adder tree is unbalanced,
extra flip flops are required to buffer the peripheral inputs
and the tree depth must be increased. A balanced adder tree
requires no extra flip flops. In addition, Nkeep can be chosen
to achieve higher memory bandwidth utilization. The detailed
explaination of this concept can be found in [23].
TABLE III: Parameters used during IKR pruning on CNNsmall.
Layer Kernel Size Nsets Npat Nkeep
C1(3× 128) 3×3 3 16 6
C2(128× 128) 3×3 8 16 3
C3(128× 128) 3×3 8 16 2
C4(128× 128) 3×3 8 16 2
C5(128× 256) 3×3 16 16 2
C6(256× 256) 3×3 16 16 2
FC(256× 256) 4×4 8 16 3
FC(256× 10) 4×4 5 16 4
IV. SIMULATION AND RESULTS
To investigate the performance of the IKR pruning, simu-
lations were conducted in python using TensorFlow. The IKR
pruning was applied to two different CNNs, namely LeNet-5,
which is introduced in [4], and CNNsmall. The architectures
of the two networks are outlined in Table I. In parallel with
[19], we follow a similar notation for describing network
architecture. In Table I, 2x128C3 denotes two adjacent convo-
lutional layers having 128 feature maps each and the kernels
are of dimensions 3 x 3. MP2 denotes one non-overlapping
max pooling layer with dimensions 2 x 2 and stride 2.
256FC denotes an FC layer with 256 output nodes. 10Softmax
denotes 10 nodes with SoftMax regression. Dropout [24] is
applied after each MP2 layer with 50% keep probability to
prevent overfitting. The networks were trained using Stochastic
Gradient Descent (SGD) and Adam optimization with mini-
batches of 128 images using 32-bit floating point numbers.
For each layer l`, the parameters N `keep, N
`
setand N
`
pat are
empirically chosen to balance network accuracy and a feasible
hardware implementation. The parameters used during IKR
pruning of LeNet-5 and CNNsmall are reported in Table II
and Table III respectively.
A. LeNet-5 on MNIST
The similation tests were carried out on LeNet-5, comparing
the IKR pruning scheme to Fine-Grained Pruning [16] in terms
of weight and computational density. Weight density refers to
the number of weights in the pruned network as a percentage
of the baseline network; computational density signifies the
number of multiplication/addition operations required for one
forward pass of the pruned network as a percentage of the
baseline. The evaluation of the two techniques was performed
on the MNIST dataset. MNIST is a collection of 28 x
28 greyscale images, with each image containing a single
handwritten digit from 0 to 9. We divided the original training
set of 60,000 samples into a 55,000 sample training set and
a 5,000 sample validation set. Then, the random contrast
and random flip transformations are applied to the replicated
images. The CNN was trained for 15 epochs and then for 10
epochs using learning rates of 0.001 and 0.0001 respectively.
During retraining, the learning rate was set at 0.005 for 10
epochs and 0.0001 for 10 epochs. Table IV shows that the
IKR pruned network retains 10% of the weights and 13.8% of
the computations of the baseline network, corresponding to a
10 times network compression and a 7 times computational
reduction. As seen in the table, the IKR pruning achieves
comparable results compared to Fine-Grained pruning. The
TABLE IV: Pruning statistics for LeNet-5 and CNNsmall. FG: Fine-Grained, FMK: Feature Map followed by Kernel
Pruned Network BaselineError
Final
Error Weights
Weight
Density Computations
Computational
Density
LeNet-5 IKR 0.6% 1.1% 42.7K 10% 63.4K 13.8%
LeNet-5 FG [16] 0.8% 0.77% 34.5K 8% 73.3K 16%
CNNsmall IKR 14.3% 15.2% 390K 23.1% 145M 15.3%
CNNsmall FMK [19] 16.26% 17.26% - 25% - -
final network error rate is 0.5% higher than the baseline error-
rate.
B. CNNsmall on CIFAR-10
CNNsmall is used to perform classifcation on the CIFAR-
10 dataset. The simulation tests compare the IKR pruning to
the Feature Map followed by Kernel-Level (FMK) pruning
[19] in terms of weight density and accuracy. CIFAR-10 is a
collection of 32 x 32 RGB images, with each image belonging
to one of 10 object classes, such as cat, frog, airplane, etc.
We divided the original training set of 50,000 samples into
a 45,000 sample training set and a 5,000 sample validation
set. Prior to training, the input images are preprocessed with
a whitening transformation. To artificially double the number
of training images, the training set is duplicated; and random
contrast and random flip transformations are applied to the
replicated images. The CNN was trained for 50 epochs and
then for 20 epochs using learning rates of 0.001 and 0.0001
respectively. During retraining, the learning rate was set at
0.001 for 20 epochs and 0.0001 for 20 epochs. Table IV shows
that the IKR pruning compresses the original network size by
4 times and reduces the required computations by 6 times. It
can be seen from the table that with the same 1% accuracy
degradation, the IKR pruning achieves slightly higher weight
reduction compared to the FMK pruning. While the FMK
pruning did not provide computational savings, it is reported
for the IKR pruning.
V. CONCLUSION
This paper has tackled structured pruning of CNNs for
efficient hardware implementation. An IKR pruning scheme
was proposed to compress CNNs at fine granularity while
maintaining regular kernel structures. The design of a sparse
processing engine, namely SPE, was proposed to operate on
the IKR pruned CNNs. By applying the IKR pruning to
two benchmark CNNs, LeNet-5 and CNNsmall, using two
different datasets, it has been demonstrated that the IKR
pruning scheme achieves comparable accuracy and sparsity
as compared to Fine-Grained and Kernel-Level pruning. The
future direction of this research will focus on efficient imple-
mentation of the proposed CNN in hardware.
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